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Abstract—In this paper, an analytical modeling is presentated to 
describe the channel noise in GME SGT/CGT MOSFET, based on 
explicit functions of MOSFETs geometry and biasing conditions for 
all channel length down to deep submicron and is verified with the 
experimental data. Results shows the impact of various parameters 
such as gate bias, drain bias, channel length ,device diameter and gate 
material work function difference on drain current noise spectral 
density of the device reflecting its applicability for circuit design 
applications. 
 
Keywords—Cylindrical/Surrounded gate (SGT/CGT) MOSFET, 
Gate Material Engineering (GME), Spectral Noise and short channel 
effect (SCE). 
I. INTRODUCTION 
VER the past few years, reduction in channel length 
which leads to short-channel effects (SCEs)[1] such as 
threshold voltage (Vth) roll-off and drain induced barrier 
lowering (DIBL) are becoming increasingly important in 
integrating deep submicron CMOS devices. It degrades the 
device performance as the gate voltage control over the drain 
current is reduce due to increase in charge sharing from the 
drain/source region. 
      In order to overcome the scaling limitations on planar 
devices and to achieve high packing density for future circuit 
designing, the Cylindrical/ surrounded gate MOSFET 
(CGT/SGT) MOSFET[2] is one of the promising solutions for 
controlling SCEs as well as improving  subthreshold slope,  
high current drive and packing densities. 
     In the past few years, various studies had been carried out 
on CGT/ SGT MOSFETs [5][6][7] to reduce the short channel 
effect. M.J Kumar et.al, [3] on the other hand, studied Vertical 
MOSFETs by applying gate material engineering, in which 
dual material gate architecture has been incorporated to reduce 
the SCEs and improve the carrier transport efficiency. To 
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integrate the advantages of GME and CGT/SGT, a new 
structure has been proposed, named as GME SGT/CGT 
MOSFET. (Fig. 1)   
 In addition to the high levels of integration for digital 
circuit design which is offered by CMOS processes, the 
SGT/CGT MOSFETs are also capable of operating in the GHz 
regime because of their very high unity-gain frequencies of 
tens of GHz. As a result, MOSFETs have become very 
attractive for RF IC applications [4]. The noise generated 
within the device plays an increasingly important role while 
operating at higher frequencies, in the RF IC applications; e.g., 
in the noise performance of a front-end receiver in an RF IC. 
     Therefore a physics based analytical channel noise model 
which can accurately predict the noise characteristics of deep 
submicron MOSFETs is crucial for the low noise RF IC 
designing. 
II. ANALYTICAL CHANNEL NOISE 
The channel noise expression is obtained by dividing the 
channel region into two parts:  linear region and saturation 
region. It is assumed that most of the drain current noise of 
MOSFET is generated in the linear region, and is negligible in 
velocity saturation region. This is due to the fact that the 
carriers travel at their saturation velocity and therefore, they do 
not respond to the electric field fluctuations caused by the 
voltage fluctuation in the channel [8]. The MOSFETs drain 
current in strong inversion is dominated by the drift current 
and can be expressed at any point z in the channel as       
 
                  )()( zvzRQI pi−=                                     (1) 
 
 Where π.R is the width of the device and R is the diameter of 
the device, )(zQ  is charge per unit area and )(zv is the 
velocity of the carriers along the channel.  According to the 
BSIM model [9], the channel charge per unit area can be 
expressed as a function along the channel length 
 
                ))(()( zVVCzQ gtox α−−=                 (2) 
 
  Where 
oxC is gate capacitance per unit area.  
 
  gsthgt VVV −=  and thV  is the threshold voltage, α is the 
bulk-charge effect coefficient and taken as (α =1.2) [9] and 
V(z) is the potential that varies along the channel from 0 at the 
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source side to the DSV at the drain side. The carrier velocity is 
given by a piecewise model [11] as 
      
 
( )
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            (3) 
 
 Where )(zE  electric field along the channel in z direction, 
)(cE  critical electric field and is equal 2 sat
eff
v
µ
,      
satv  is the saturation velocity and e f fµ  is effective mobility of 
the carriers. Substituting (2) and (3) in (1), one obtains the 
current in the linear regions of the channel as,  
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Where  
( )( ) dV zE z
dz
=
    and                                   (5) 
   
( )V z
 is the channel potential along the z direction. 
To calculate the drain current noise, the linear part of the 
channel is taken under consideration as the channel noise is 
negligible in the velocity saturation region. Thus the drain 
current spectral noise is given as[10] 
 
2 24 20 0
23 ( )0
4
V V V Vgt gt
idL V V Vgt gt
S kT Iα
+ −
−
=
              (6) 
From equation (4), it is seen that at the point along the channel 
where the carrier velocity is saturated  
 
i.e. satvzv =)( , then the drain current becomes 
 
( )dsat ox gt Dsat satI WC V V vα= −      
where  
 
0 gt DsatV V Vα= −  ,   
 
   Consequently, equation (6) becomes 
                
2
1
23
4 VDsatidsat V VDsat gt
S kTI α+ =  
                (7)    
 
This is the equation for drain current noise spectral density 
of the device in the saturation region. The net drain current 
spectral noise density is the summation of the drain current 
spectral noise in both the region that is linear and the 
saturation.  
 
                       III      RESULTS AND DISCUSSIONS 
 
In this section we have analyzed our modeled result of drain 
current noise spectral density of GME SGT/CGT MOSFET as 
a function of gate bias, drain bias, channel length, diameter 
and work function.  
Fig.2 shows the variation of drain current noise spectral 
density with respect to gate to source voltage with drain 
voltage constant at 1.5V.  From the figure, it is observed that, 
with the increase in gate bias the drain current noise spectral 
density decreases in the GME SGT/CGT MOSFET. The 
overall noise in case of GME MOSFET is much less as 
compare to the convention MOSFET. Further, if we reduce the 
channel length from 180nm to 100nm the drain current noise 
spectral density also reduces due to improve in gate control 
and better screening of channel region as metal gate work 
function in GME SGT/CGT MOSFET is different as compare 
to conventional MOSFET.  
           
Fig.3: Shows the variation of drain current noise spectral 
density with respect to drain voltage for gsV = 1V. From the 
figure, it is observed that the drain to current noise spectral 
density remains constant throughout the drain bias as in a short 
channel device , the thermal noise attains a constant value after 
a certain drain current (optimal current)[5]. Again overall 
drain current noise is lesser as compare to the conventional 
MOSFET and also decreases as channel length reduces from 
180nm to100nm.   
Fig. 4: shows the variation of the drain current noise 
spectral density with respect to different work function of the 
metal near the drain. In the figure, it is observed that as the 
gate bias increases the drain current noise spectral density 
decreases for a constant work function due to the fact that the 
drain current noise spectral density is inversely proportional to 
Ф1  
 
  Ф2  
 
Fig.1. Cross sectional view of the GME SGT/CGT 
MOSFET.  tox= 100 Å, πR=60µm, L=180nm, 
Ф1=4.8eV,  Ф2=4.4eV, ND = 1012, Vgs=1V and 
Vds=1.5V   Unless stated otherwise. 
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the gate to source voltage (7). With the increase in work 
function of the gate metal near the drain the spectral noise 
increases. This is because the increased metal work function at 
the drain end approaches that of the source end thereby 
making the work function of the entire gate region nearly 
uniform. Thus the peak electric field in the channel is now 
produced near the drain end. Hence efficiency reduces and 
noise increases. 
 Fig. 5: shows the variation of the drain current noise 
spectral density with respect to the diameter of the GME 
SGT/CGT MOSFET using two different gate biases at  1V and 
1.5V. 
Fig. 6: shows the variation of the drain current noise 
spectral density with respect to the channel length of the GME 
SGT/CGT MOSFET using two different gate biases voltages 
i.e. Vgs=1V and Vgs=1.5V.  In both the above figures, it has 
been observed that as the gate bias increases, the drain current 
noise spectral density reduces. 
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Fig. 2.  Channel thermal noise of GME SGT MOSFET 
versus Vgs at channel length of 180nm and is compared 
with the experimental data. 
 
Fig. 3.  Channel thermal noise of GME SGT MOSFET versus 
Vds at channel length of 180nm and is compared with the 
experimental data. 
 
Fig. 4. Channel thermal noise of GME SGT MOSFET versus 
gate material work function difference. 
 
Fig. 5. Channel thermal noise of GME SGT MOSFET 
versus different device diameter. 
 
 
Fig. 6. Channel thermal noise of GME SGT MOSFET 
versus different channel length. 
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                                     IV   CONCLUSION 
      Analytical modeling of the GME SGT/CGT MOSFETs 
channel noise was presented and verified with experimental 
data of conventional MOSFET. The expression of channel 
noise were explicit functions of MOSFET geometry and 
biasing conditions, and hence can be used for circuit designing 
purposes. 
     Moreover, it was demonstrated that as the channel length of 
the device decreases the effect of noise spectral density also 
reduces as well as , as the gate voltage increases the channel 
noise also decreases. Thus it is concluded that GME 
SGT/CGT MOSFET structure reduces short channel effect. 
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